EHzürich

Data-Centric Parallel Programming

Torsten Hoefler, Keynote at AsHES @ IPDPS'19, Rio, Brazil

Alexandros Ziogas, Tal Ben-Nun, Guillermo Indalecio, Timo Schneider, Mathieu Luisier, and Johannes de Fine Licht and the whole DAPP team @ SPCL

EuroMPI'19 September 11-13 2019 Zurich, Switzerland https://eurompi19.inf.ethz.ch



Changing hardware constraints and the physics of computing



[2]: Moore: Landauer Limit Demonstrated, IEEE Spectrum 201



Control in Load-store vs. Dataflow

Load-store ("von Neumann")

Energy per instruction: 70pJ

6pJ

Access

Very Low

st r1, x r2 Memory a b

Instruction Energy Breakdown

Control

Source: Mark Horowitz, ISSC'14

x=a+b

25pJ

I-Cache Access Register File

Turing Award 1977 (Backus): "Surely there must be a less primitive way of making big changes in the store than pushing vast numbers of words back and forth through the von Neumann bottleneck."

Static Dataflow ("non von Neumann")

y=(a+b)*(c+d)

all the second and the





Control Locality

70 pJ

Add



Single Instruction Multiple Data/Threads (SIMD - Vector CPU, SIMT - GPU)

and the second second



[1]: Marc Horowitz, Computing's Energy Problem (and what we can do about it), ISSC 2014, plenary

***SPEL

Data movement will dominate everything!







Energy efficiency is the new fundamental limiter of processor performance, way beyond numbers of processors.

BY SHEKHAR BORKAR AND ANDREW A. CHIEN

The Future of Microprocessors

- "In future microprocessors, the energy expended for data movement will have a critical effect on achievable performance."
- "... movement consumes almost 58 watts with hardly any energy budget left for computation."
- "...the cost of data movement starts to dominate."
- "...data movement over these networks must be limited to conserve energy..."
- the phrase "data movement" appears 18 times on 11 pages (usually in concerning contexts)!
- "Efficient data orchestration will increasingly be critical, evolving to more efficient memory hierarchies and new types of interconnect tailored for locality and that depend on sophisticated software to place computation and data so as to minimize data movement."



"Sophisticated software": How do we program today?

- Well, to a good approximation how we programmed yesterday
 - Or last year?
 - Or four decades ago?
- Control-centric programming
 - Worry about operation counts (flop/s is the metric, isn't it?)
 - Data movement is at best implicit (or invisible/ignored)

Backus '77: "The assignment statement is the von Neumann bottleneck of programming languages and keeps us thinking in word-at-a-time terms in much the same way the computer's bottleneck does."

- Legion [1] is taking a good direction towards data-centric
 - Tasking relies on data placement but not really dependencies (not visible to tool-chain)
 - But it is still control-centric in the tasks not (performance) portable between devices!
- Let's go a step further towards an explicitly data-centric viewpoint
 - For performance engineers at least!



Performance Portability with DataCentric (DaCe) Parallel Programming

The second second





DAPP – Data Centric Programming Concepts

Data Containers

- Store volatile (buffers, queues, RAM) and nonvolatile (files, I/O) information
- Can be sources or sinks of data



Data Movement / Dependencies

- Data flowing between containers and tasklets/ports
- Implemented as access, copies, streaming, ...





Computation

- Stateless functions that perform computations at any granularity
- Data access only through ports



Parallelism and States

- Map scopes provide parallelism
- States constrain parallelism outside of datatflow



A first example in DaCe Python





Carta manager to the



DIODE User Interface

DIODE: Data-centric Integrated Optimization	Development Environment				
Optimizer Transformation Editor 15 @dapp.program(dapp.floar 16 def gemm(A, B, C): 17 # Transient variable 18 tmp = dapp.define_log 19 20 20 @dapp.map(_[0:M, 0:H] 21 def multiplication(r) 22 iSac 23 iSac 24 out >> tmp[i,j] 25 0ut = in_A * in 26 out = in_A * in 27 28 @dapp.reduce(tmp, C 29 def sum(a,b): 1	t64[M,N], dapp.float64[N,K], da e ocal([M, K, N], dtype=A.dtype) (, 0:N]) i, j, k): e Code _B , axis=2, identity=0)	Transform Instrument Instrum	near of the second seco	Maple to ma S (mal	50 A A (0:M, 0:N] (B[0:N, 0:K] A C C C A B B B B B B B B B B B B B B B
30 return a+b 12 #pragma omp parattet 13 for (auto i = 0; i < 14 for (auto j = 0; 15 for (auto k = 16 { 17 auto 18 dapp: 20 CDC 21 auto 22 auto 23 dapp: 24 ///// 25 ////// 27 out =	<pre>M; i += 1) { j < K; j += 1) { o; k < N; k += 1) { </pre>	, 0, 1, 1> (A + i*N + k); de , 1> (B + k*K + j); 0, 1, 1> (C + i*K + j);	0.00 Perform 0.04 0.02 0.02 0.02 0.02 0.02 0.02 0.02	ance	Properties: async OFF name multiplication order ('t', 'j', 'k') ~ chedule ScheduleType.Multicore ~ unroll OFF SDFG





C. Constanting the second





The sector was





The second second states









A Low States States





A Constant Press





The second second second second second





But do we really care about MMM on x86 CPUs?





Hardware Mapping: Load/Store Architectures

- Recursive code generation (C++, CUDA)
 - **Control flow:** Construct detection and gotos
- Parallelism
 - Multi-core CPU: OpenMP, atomics, and threads
 - GPU: CUDA kernels and streams
 - Connected components run concurrently

Memory and interaction with accelerators

- Array-array edges create intra-/inter-device copies
- Memory access validation on compilation
- Automatic CPU SDFG to GPU transformation

Tasklet code immutable

<pre>void _program_gemm(int sym_0, int sym_1, int sym_2, double *re</pre>
<pre>for (int tile_k = 0; tile_k < sym_2; tile_k += 128) { #pragma omp parallel for for (int tile_i = 0; tile_i < sym_0; tile_i += 64) { for (int tile_j = 0; tile_j < sym_1; tile_j += 240) + for (int regtile_j = 0; regtile_j < (min(240, sym_1))); } }</pre>
vec(double, 4) local B s0 $0[128 \times 3]$
Global2Stack_2D_FixedWidth <double, 3="" 4,="">(&B[1 loca</double,>
<pre>for (int regtile_i = 0; regtile_i < (min(64, vec<double, 4=""> regtile_C_s0_1[4 * 3]; for (int i = 0; i < 4; i += 1) { for (int j = 0; j < 3; j += 1) { double in_A = A[(i + regtile_i + vec<double, 4=""> in B = local B s0</double,></double,></pre>
<pre>// Tasklet code (mult) auto out = (in_A * in_B); regtile_C_s0_1[i*3 + j] = out;</pre>
} } for (int k = 1; k < (min(128, sym_2 - ti //



Hardware Mapping: Pipelined Architectures

- Module generation with HDL and HLS
 - Integration with Xilinx SDAccel
 - Nested SDFGs become FPGA state machines

Parallelism

- Exploiting temporal locality: Pipelines
- Exploiting spatial locality: Vectorization, replication

Replication

Enables parametric systolic array generation

Memory access

- Burst memory access, vectorization
- Streams for inter-PE communication







Performance (Portability) Evaluation

Three platforms:

- Intel Xeon E5-2650 v4 CPU (2.20 GHz, no HT)
- Tesla P100 GPU
- Xilinx VCU1525 hosting an XCVU9P FPGA

Compilers and frameworks:

Compilers:

GCC 8.2.0

Clang 6.0

icc 18.0.3

 Polyhedral optimizing compilers: *Polly 6.0 Pluto 0.11.4 PPCG 0.8* GPU and FPGA compilers:
 CUDA nvcc 9.2
 Xilinx SDAccel 2018.2

The second second

 Frameworks and optimized libraries: *HPX Halide Intel MKL NVIDIA CUBLAS, CUSPARSE, CUTLASS NVIDIA CUB*



Performance Evaluation: Fundamental Kernels (CPU)

- Database Query: roughly 50% of a 67,108,864 column
- Matrix Multiplication (MM): 2048x2048x2048
- **Histogram**: 8192x8192
- Jacobi stencil: 2048x2048 for T=1024
- Sparse Matrix-Vector Multiplication (SpMV): 8192x8192 CSR matrix (nnz=33,554,432)





Performance Evaluation: Fundamental Kernels (GPU, FPGA)



at the second server



GPU

FPGA



Performance Evaluation: Polybench (CPU)

- Polyhedral benchmark with 30 applications
- Without any transformations, achieves 1.43x (geometric mean) over general-purpose compilers





Performance Evaluation: Polybench (GPU, FPGA)







GPU

(1.12x geomean speedup)

The first full set of placed-and-routed Polybench



spcl.inf.ethz.ch **ETH** zürich @spcl_eth

frontier[:]

frontier[:]

frontier[f]

fsz

indirection

fsz[k]

fsz[k]

frontier

[t = 0 : T]

 $\left[f = t \left[\frac{fsz}{r}\right] : \min\left(fsz, (t+1)\left[\frac{fsz}{r}\right]\right)\right]$

G row

G row[0:V+1]

G row[0:V+1]

G_row(2) [0:V+1]

Case Study: Parallel Breadth-First Search

- **Compared with Galois and Gluon**
 - State-of-the-art graph processing frameworks on CPU
- **Graphs:**
 - Road maps: USA, OSM-Europe



Contraction States

G col

G col[0:E]

.G col[0:E]

depth

depth[0:V]

depth[0:V]

Performance portability – fine, but who cares about microbenchmarks?







Remember the promise of DAPP – on to a real application!



and the second second

Next-Generation Transistors need to be cooler – addressing self-heating





Quantum Transport Simulations with OMEN

- OMEN Code (Luisier et al., Gordon Bell award finalist 2011 and 2015)
 - 90k SLOC, C, C++, CUDA, MPI, OpenMP, ...



Proventier State



′D≶

D≶

D≷[...]

∏≷[…]

(∏≷)

(CR: Sum)

G≷

All of OMEN (90k SLOC) in a single SDFG – (collapsed) tasklets contain more SDFGs

and the second sec





Zooming into SSE (large share of the runtime)





Between 100-250x less communication at scale! (from PB to TB)





Element size: $N_{orb} \times N_{orb} \times N_a$





Additional interesting performance insights

Python is slow! Ok, we knew that – but compiled can be fast!

	Phase					
Variant	GF			SSE		
	Tflop	Time [s]	% Peak	Tflop	Time [s]	% Peak
OMEN	174.0	144.14	23.2%	63.6	965.45	1.3%
Python	174.0	1,342.77	2.5%	63.6	30,560.13	0.2%
DaCe	174.0	111.25	30.1%	31.8	29.93	20.4%

Piz Daint single node (P100)

cuBLAS can be very inefficient (well, unless you floptimize)

All the second second

	cuBLAS			Da	Ce (SBSN	4M)
GPU	Gflop	Time	% Peak (Useful)	Gflop	Time	% Peak
P100	27.42	6.73 ms	86.6% (6.1%)	1.92	4.03 ms	10.1%
V100	27.42	4.62 ms	84.8% (5.9%)	1.92	0.97 ms	28.3%

Basic operation in SSE (many very small MMMs)





10,240 atoms on 27,360 V100 GPUs (full-scale Summit)

- 56 Pflop/s with I/O (28% peak)



Variant	N_a	Time [s]	Time/Atom [s]	Speedup		
OMEN	1,064	4695.70	4.413	1.0x		
DaCe	10,240	489.83	0.048	92.3x		
$P = 6,840, N_b = 34, N_{orb} = 12, N_E = 1,220$ $N_{\omega} = 70.$						

Already ~100x speedup on 25% of Summit – the original OMEN does not scale further!

Communication time reduced by 417x on Piz Daint!

Volume on full-scale Summit from 12 PB/iter \rightarrow 87 TB/iter



An example of fine-grained data-centric optimization (i.e., how to vectorize)

The second second



Overview and wrap-up



A THE REAL PROPERTY AND



This project has received funding from the European Research Council (ERC) under grant agreement "DAPP (PI: T. Hoefler)".