EHzürich

JOHANNES DE FINE LICHT, CHRISTOPHER A. PATTISON, ALEXANDROS NIKOLAOS ZIOGAS, DAVID SIMMONS-DUFFIN, TORSTEN HOEFLER

We Stuck an Arbitrary Precision Multiplier on an FPGA and it Ran Fast

EHzürich

JOHANNES DE FINE LICHT, CHRISTOPHER A. PATTISON, ALEXANDROS NIKOLAOS ZIOGAS, DAVID SIMMONS-DUFFIN, TORSTEN HOEFLER

We Stuck an Arbitrary Precision Multiplier on an FAGA and it Ran flast Fast Arbitrary Precision Floating Point on FPGA

EHzürich

JOHANNES DE FINE LICHT, CHRISTOPHER A. PATTISON, ALEXANDROS NIKOLAOS ZIOGAS, DAVID SIMMONS-DUFFIN, TORSTEN HOEFLER

We Stuck an Arbitrary Precision Multiplier on an FAGA and it Ran flast Fast Arbitrary Precision Floating Point on FPGA

...how a single FPGA can outperform a 10-node Xeon Cluster in <u>raw throughput</u> ⁽²⁾



$1 \ 10000101 \ 1100110011001111010010$

12 and and

$-1.15202774 \cdot 10^{2}$





The section of the

 $-1.15202774 \cdot 10^{2}$





The second second

 $-1.15202774 \cdot 10^2$





The second second

 $-1.15202774 \cdot 10^2$











(Very, very, very high precision floating point)





(Very, very, very high precision floating point)



In software, we must **partition** the mantissa into **chunks** supported by the ISA:



(Very, very, very high precision floating point)



In software, we must **partition** the mantissa into **chunks** supported by the ISA:



(Very, very, very high precision floating point)



In software, we must **partition** the mantissa into **chunks** supported by the ISA:



On FPGA it's a bit less clear



$1.640718732832151113\,\cdot\,10^2$

12 and and





$1.640718732832151113\,\cdot\,10^2$

A REAL PROPERTY

- 1.022410373880584977 · 10⁻⁹



$1.640718732832151113\,\cdot\,10^2$

The second second

- 1.022410373880584977 · 10⁻⁹

(shifted to align) – 0.00000000000010224104 \cdot 10^2





A STORY



Why does this matter?

Previous experience shows that high-precision arithmetic is important for accurately solving bootstrap optimization problems. It is not fully understood why. The naïve reason is that derivatives $\partial_z^m \partial_{\overline{z}}^n g_{\Delta,\ell}(z,\overline{z})$ of conformal blocks vary by many orders of magnitude relative to each other as Δ varies. It is not possible to scale away this large variation, and answers may depend on near cancellation of large numbers. In practice, the matrix manipulations in our interior point algorithm "leak" precision, so that the search direction (dx, dX, dy, dY) is less precise than the initial point (x, X, y, Y). By increasing the precision of the underlying arithmetic, the search direction can be made reliable again.



Why does this matter?

Previous experience shows that high-precision arithmetic is important for accurately solving bootstrap optimization problems. It is not fully understood why. The naïve reason is that derivatives $\partial_z^m \partial_{\overline{z}}^n g_{\Delta,\ell}(z,\overline{z})$ of conformal blocks vary by many orders of magnitude relative to each other as Δ varies. It is not possible to scale away this large variation, and answers may depend on near cancellation of large numbers. In practice, the matrix manipulations in our interior point algorithm "leak" precision, so that the search direction (dx, dX, dy, dY) is less precise than the initial point (x, X, y, Y). By increasing the precision of the underlying arithmetic, the search direction can be made reliable again.

ma server m



GMP and MPFR



The GNU Multiple Precision Arithmetic Library

A and the





The GNU MPFR Library

(arbitrary precision arithmetic == multiple precision arithmetic == bignum arithmetic)



Stack











and the second se





and and a state of the state of





A CARLON AND A









A State State State State State









Standard -





The second





The second





The second





the Constant

Addition and multiplication





and the second se

Addition and multiplication

11 10e4 + 10 01e2



my and and

Addition and multiplication

11 10e4 + 10 01e2 1. Shift by difference in exponent 11 10e4 10 01e2 - 11 10e4 + 00 10e4 + 10 01e2



2 martine

Addition and multiplication

11 10e4 + 10 01e2

1. Shift by difference in exponent

2. Add mantissas as integers

$$+ \frac{00 \ 10}{01 \ 00 \ 00}$$


11 10e4 + 10 01e2

1. Shift by difference in exponent

2. Add mantissas as integers 11 10 + 00 10 01 00 00

3. On overflow, shift and increment exponent



A State of the sta

Addition and multiplication







11 10e4 x 10 01e2

and the second sec





11 10e4 x 10 01e2

a thread the second second

1. Multiply mantissas as integers

		11	10
	Х	10	01
		11	10
	0	00	00
	00	00	00
01	11	00	00
01	11	11	10





11 10e4 x 10 01e2

and a start of

1. Multiply mantissas as integers

2. Drop lower bits
01 11 11 10 - 01 11





11 10e4 x 10 01e2

And and and a

1. Multiply mantissas as integers

2. Drop lower bits
01 11 11 10 > 01 11
3. Add exponents and XOR sign 01 11e6







and and and a

01 11e6



11 10e4 + 10 01e2 + 00 10e4 Linear in the 2. Add number of bits.

01 00 00e4 \longrightarrow **10 00**e5

Super-linear in the number of bits.

and the states of the second

01 11e6



11 10e4 + 10 01e2 + 00 10e4 Linear in the 2. Add number of bits.

Super-linear in the number of bits. In a fully pipelined design: Super-linear resource utilization.





 $\mathbf{a} \cdot \mathbf{b}$

a survey and and and



$a_0|a_1 \cdot b_0|b_1$

A state and see the



 $\mathbf{a}_0 | \mathbf{a}_1 \cdot \mathbf{b}_0 | \mathbf{b}_1$

$$a \cdot b = 2^n a_1 b_1 + 2^{\frac{n}{2}} (a_1 b_0 + a_0 b_1) + a_0 b_0$$



$$\mathbf{a}_0 | \mathbf{a}_1 \cdot \mathbf{b}_0 | \mathbf{b}_1$$

Constances of the second

$$a \cdot b = 2^{n}a_{1}b_{1} + 2\frac{n}{2}(a_{1}b_{0} + a_{0}b_{1}) + a_{0}b_{0}$$
right-shift by n
right-shift by n/2



$$\mathbf{a}_0 | \mathbf{a}_1 \cdot \mathbf{b}_0 | \mathbf{b}_1$$

$$a \cdot b = 2^n a_1 b_1 + 2^{\frac{n}{2}} (a_1 b_0 + a_0 b_1) + a_0 b_0$$





 $\mathbf{a}_0 | \mathbf{a}_1 \cdot \mathbf{b}_0 | \mathbf{b}_1$

The second second second

$$a \cdot b = 2^{n} a_{1} b_{1} + 2^{\frac{n}{2}} (a_{1} b_{0} + a_{0} b_{1}) + a_{0} b_{0}$$



$$\mathbf{a}_0 | \mathbf{a}_1 \cdot \mathbf{b}_0 | \mathbf{b}_1$$

$$a \cdot b = 2^{n} \overline{a_{1}b_{1}} + 2^{\frac{n}{2}} (a_{1}b_{0} + a_{0}b_{1}) + \overline{a_{0}b_{0}}$$
$$(a_{1} + a_{0})(b_{1} + b_{0}) = a_{1}b_{1} + a_{1}b_{0} + a_{0}b_{1} + a_{0}b_{0}$$

Contraction of the second



$$\mathbf{a}_0 | \mathbf{a}_1 \cdot \mathbf{b}_0 | \mathbf{b}_1$$

a the man and the

$$a \cdot b = 2^{n} a_{1} b_{1} + 2^{\frac{n}{2}} (a_{1} b_{0} + a_{0} b_{1}) + a_{0} b_{0}$$
$$a_{1} + a_{0} (b_{1} + b_{0}) - a_{1} b_{1} - a_{0} b_{0} = a_{1} b_{0} + a_{0} b_{1}$$



$$\mathbf{a}_0 | \mathbf{a}_1 \cdot \mathbf{b}_0 | \mathbf{b}_1$$

$$a \cdot b = 2^{n} a_{1} b_{1} + 2^{\frac{n}{2}} (a_{1} b_{0} + a_{0} b_{1}) + a_{0} b_{0}$$
$$(a_{1} + a_{0})(b_{1} + b_{0}) - a_{1} b_{1} - a_{0} b_{0} = a_{1} b_{0} + a_{0} b_{1}$$



$$\mathbf{a}_0 | \mathbf{a}_1 \cdot \mathbf{b}_0 | \mathbf{b}_1$$

$$a \cdot b = 2^{n} \overline{a_{1}b_{1}} + 2^{\frac{n}{2}} (a_{1}b_{0} + a_{0}b_{1}) + a_{0}b_{0}$$
$$(a_{1} + a_{0})(b_{1} + b_{0}) - a_{1}b_{1} - a_{0}b_{0} = a_{1}b_{0} + a_{0}b_{1}$$



$$\mathbf{a}_0 | \mathbf{a}_1 \cdot \mathbf{b}_0 | \mathbf{b}_1$$

$$a \cdot b = 2^{n} a_{1} b_{1} + 2^{\frac{n}{2}} (a_{1} b_{0} + a_{0} b_{1}) + a_{0} b_{0}$$

$$(a_{1} + a_{0})(b_{1} + b_{0}) - a_{1} b_{1} - a_{0} b_{0} = a_{1} b_{0} + a_{0} b_{1}$$

$$\swarrow$$





a the second and the





We went from 4 to 3 multiplications!

Instead of $O(n^2)$ we now have $O(n^{\log_2 3}) \approx O(n^{1.58})!$

 $a_0|a_1 \cdot b_0|b_1$

State State State State

$$\underbrace{(a_1 + a_0)(b_1 + b_0)}_{\swarrow} - a_1b_1 - a_0b_0 = a_1b_0 + a_0b_1$$



spcl.inf.ethz.ch

template <int bits>

```
auto Karatsuba(ap uint<bits> const &a, ap uint<bits> const &b) ->
    typename std::enable if<(bits > MULT BASE BITS), ap uint<2*bits >>::type {
  using Full = ap uint<bits>;
  using Half = ap uint<bits / 2>;
 Half a0 = a(bits/2-1, 0); Half a1 = a(bits-1, bits/2);
  Half b0 = b(bits/2-1, 0); Half b1 = b(bits-1, bits/2);
  Full c0 = Karatsuba<bits / 2>(a0, b0); // Recurse
  Full c2 = Karatsuba<bits / 2>(a1, b1); // Recurse
  // ...compute |a1-a0| and |b1-b0|...
  Full c1 = Karatsuba<bits / 2>(a1 a0, b1 b0); // Recurse
  // ...combine all contributions and return...
}
template <int bits>
auto Karatsuba(ap uint<bits> const &a, ap uint<bits> const &b) ->
    typename std::enable_if<(bits <= MULT_BASE_BITS), ap_uint<2*bits>>::type {
  return a * b; // Bottom out using naive mult
}
```



template <int bits>

```
auto Karatsuba(ap uint<bits> const &a, ap uint<bits> const &b) ->
    typename std::enable_if<(bits > MULT_BASE_BITS), ap_uint<2*bits >>::type {
  using Full = ap uint<bits>;
  using Half = ap uint<bits / 2>;
 Half a0 = a(bits/2-1, 0); Half a1 = a(bits-1, bits/2);
  Half b0 = b(bits/2-1, 0); Half b1 = b(bits-1, bits/2);
  Full c0 = Karatsuba<bits / 2>(a0, b0); // Recurse
  Full c2 = Karatsuba<bits / 2>(a1, b1); // Recurse
  // ...compute |a1-a0| and |b1-b0|...
  Full c1 = Karatsuba<bits / 2>(a1 a0, b1 b0); // Recurse
  // ...combine all contributions and return...
}
template <int bits>
auto Karatsuba(ap uint<bits> const &a, ap uint<bits> const &b) ->
    typename std::enable_if<(bits <= MULT_BASE_BITS), ap_uint<2*bits>>::type {
  return a * b; // Bottom out using naive mult
}
```

the second second



template <int bits>

```
auto Karatsuba(ap uint<bits> const &a, ap uint<bits> const &b) ->
    typename std::enable if<(bits > MULT BASE BITS), ap uint<2*bits >>::type {
  using Full = ap uint<bits>;
  using Half = ap uint<bits / 2>;
 Half a0 = a(bits/2-1, 0); Half a1 = a(bits-1, bits/2);
  Half b0 = b(bits/2-1, 0); Half b1 = b(bits-1, bits/2);
 Full c0 = Karatsuba<bits / 2>(a0, b0); // Recurse
 Full c2 = Karatsuba<bits / 2>(a1, b1); // Recurse
 // ...compute |a1-a0| and |b1-b0|...
 Full c1 = Karatsuba<bits / 2>(a1 a0, b1 b0); // Recurse
  // ...combine all contributions and return...
}
template <int bits>
auto Karatsuba(ap uint<bits> const &a, ap uint<bits> const &b) ->
    typename std::enable_if<(bits <= MULT_BASE_BITS), ap_uint<2*bits>>::type {
  return a * b; // Bottom out using naive mult
}
```

the second second second



spcl.inf.ethz.ch

```
template <int bits>
auto Karatsuba(ap uint<bits> const &a, ap uint<bits> const &b) ->
    typename std::enable_if<(bits > MULT_BASE_BITS), ap_uint<2*bits >>::type {
  using Full = ap uint<bits>;
  using Half = ap uint<bits / 2>;
 Half a0 a(bits/2-1, 0); Half a1 = a(bits-1, bits/2);
                  /2-1, 0); Half b1 = b(bits-1, bits/2);
  Half
       b0
 Full c0 = Karatsubasit () (2) a0 _b0); // Recurse
 Full c2 = Karatsuba<bits / 2>(1, bQ; / Recurse
  // ...compute |a1-a0| and |b1-b0|...
  Full c1 = Karatsuba<bits / 2>(a1 a0, b1 b0); // Recurse
  // ...combine all contributions and return...
}
template <int bits>
auto Karatsuba(ap uint<bits> const &a, ap uint<bits> const &b) ->
    typename std::enable_if<(bits <= MULT_BASE_BITS), ap_uint<2*bits>>::type {
  return a * b; // Bottom out using naive mult
}
```



	Configuration	Freq.	CLBs	DSPs	Throughput	Speedup	#Cores
-011)	36-core CPU	2100 MHz	-	-	$490\mathrm{MOp/s}$	1.0 imes	$36 \times$
0712-21C	FPGA 1 CU	456 MHz	16%	4%	$451\mathrm{MOp/s}$	0.9 imes	$33.1 \times$

and the second area



	Configuration	Freq.	CLBs	DSPs	Throughput	Speedup	#Cores
-bit)	36-core CPU	$2100\mathrm{MHz}$	-	-	$490\mathrm{MOp/s}$	1.0 imes	$36 \times$
512-bit (448-	FPGA 1 CU FPGA 4 CUs FPGA 8 CUs FPGA 12 CUs FPGA 16 CUs	456 MHz 376 MHz 300 MHz 300 MHz 300 MHz	$16\%\ 37\%\ 48\%\ 62\%\ 75\%$	$4\% \\ 14\% \\ 28\% \\ 42\% \\ 56\%$	451 MOp/s 1502 MOp/s 2401 MOp/s 3595 MOp/s 4784 MOp/s	$0.9 \times$ $3.1 \times$ $4.9 \times$ $7.3 \times$ $9.8 \times$	$33.1 \times 110.3 \times 176.3 \times 264.0 \times 351.3 \times$

my and and



	Configuration	Freq.	CLBs	DSPs	Throughput	Speedup	#Cores
-bit)	36-core CPU	$2100\mathrm{MHz}$	-	-	$490\mathrm{MOp/s}$	1.0 imes	$36 \times$
512-bit (448-	FPGA 1 CU FPGA 4 CUs FPGA 8 CUs FPGA 12 CUs FPGA 16 CUs	456 MHz 376 MHz 300 MHz 300 MHz 300 MHz	$16\%\ 37\%\ 48\%\ 62\%\ 75\%$	$4\% \\ 14\% \\ 28\% \\ 42\% \\ 56\%$	451 MOp/s 1502 MOp/s 2401 MOp/s 3595 MOp/s 4784 MOp/s	$0.9 \times$ $3.1 \times$ $4.9 \times$ $7.3 \times$ $9.8 \times$	$33.1 \times 110.3 \times 176.3 \times 264.0 \times 351.3 \times$



-	Configuration	Freq.	CLBs	DSPs	Throughput	Speedup	#Cores
-bit)	36-core CPU	$2100\mathrm{MHz}$	-	-	$490\mathrm{MOp/s}$	$1.0 \times$	$36 \times$
148	FPGA 1 CU	$456\mathrm{MHz}$	16%	4%	$451\mathrm{MOp/s}$	$0.9 \times$	$33.1 \times$
it (∠	FPGA 4 CUs	$376\mathrm{MHz}$	37%	14%	$1502 \mathrm{MOp/s}$	$3.1 \times$	$110.3 \times$
- <u>P</u>	FPGA 8 CUs	$300\mathrm{MHz}$	48%	28%	$2401 \mathrm{MOp/s}$	$4.9 \times$	$176.3 \times$
	FPGA 12 CUs	$300\mathrm{MHz}$	62%	42%	$3595\mathrm{MOp/s}$	7.3 imes	$264.0 \times$
1	FPGA 16 CUs	$300\mathrm{MHz}$	75%	56%	$4784\mathrm{MOp/s}$	9.8 imes	$351.3 \times$
•							
-bit)	Configuration	Freq.	CLBs	DSPs	Throughput	Speedup	#Cores
.096	36-core CPU	-	-	-	$227\mathrm{MOp/s}$	$1 \times$	$36 \times$
oit (FPGA 1 CU	$361\mathrm{MHz}$	27%	8%	$361 \mathrm{MOp/s}$	1.6 imes	57.3 imes
)24-	FPGA 4 CUs	$293\mathrm{MHz}$	58%	42%	$1202 \mathrm{MOp/s}$	5.3 imes	$190.9 \times$

Xilinx Alveo U250 vs. CPU node with 2× Intel Xeon E5-2695 v4 18-core CPUs in a dual-socket configuration (36 cores per node)



	Configuration	Freq.	CLBs	DSPs	Throughput	Speedup	#Cores
-bit)	36-core CPU	2100 MHz	-	-	$490\mathrm{MOp/s}$	1.0 imes	$36 \times$
148 [.]	FPGA 1 CU	$456\mathrm{MHz}$	16%	4%	$451 \mathrm{MOp/s}$	0.9 imes	$33.1 \times$
t (2	FPGA 4 CUs	$376\mathrm{MHz}$	37%	14%	$1502 \mathrm{MOp/s}$	$3.1 \times$	$110.3 \times$
-bi	FPGA 8 CUs	$300\mathrm{MHz}$	48%	28%	$2401 \mathrm{MOp/s}$	$4.9 \times$	$176.3 \times$
10	FPGA 12 CUs	$300\mathrm{MHz}$	62%	42%	$3595\mathrm{MOp/s}$	7.3 imes	$264.0 \times$
	FPGA 16 CUs	$300 \mathrm{MHz}$	75%	56%	$4784 \mathrm{MOp/s}$	9.8×	$351.3 \times$
	110/110/003		1070	0070	4104 MOP/5	0.07	001.07
	110/110 003		1070	0070	HOHMOP/5	5.07	001.07
-bit)	Configuration	Freq.	CLBs	DSPs	Throughput	Speedup	#Cores
(960-bit)	Configuration 36-core CPU	Freq.	CLBs -	DSPs -	Throughput 227 MOp/s	Speedup 1×	#Cores 36×
bit (960-bit)	Configuration 36-core CPU FPGA 1 CU	Freq. Freq. - 361 MHz	CLBs - 27%	DSPs - 8%	Throughput 227 MOp/s 361 MOp/s	Speedup 1× 1.6×	#Cores 36× 57.3×
)24-bit (960-bit)	Configuration36-core CPUFPGA 1 CUFPGA 4 CUs	Freq. 361 MHz 293 MHz	CLBs - 27% 58%	DSPs - 8% 42%	Throughput227 MOp/s361 MOp/s1202 MOp/s	$\begin{array}{c} \textbf{Speedup} \\ 1 \times \\ 1.6 \times \\ 5.3 \times \end{array}$	#Cores 36× 57.3× 190.9×

Xilinx Alveo U250 vs. CPU node with 2× Intel Xeon E5-2695 v4 18-core CPUs in a dual-socket configuration (36 cores per node)



024-bit (960-bit)

Multiplier performance

	Configuration	Freq.	CLBs	DSPs	Throughput	Speedup	#Cores
-bit)	36-core CPU	2100 MHz	-	-	$490\mathrm{MOp/s}$	1.0 imes	$36 \times$
48	FPGA 1 CU	456 MHz	16%	4%	$451\mathrm{MOp/s}$	0.9 imes	$33.1 \times$

Mar Sand

Unfortunately, we are now utterly memory bound...

Configuration	on Freq	. CLBs	DSPs	Throughput	Speedup	#Cores
36-core CPU	Г -		-	$227\mathrm{MOp/s}$	$1 \times$	36 imes
FPGA 1 CU FPGA 4 CU	s 361 MHz s 293 MHz	27% 58%	$rac{8\%}{42\%}$	$\frac{361\mathrm{MOp/s}}{1202\mathrm{MOp/s}}$	1.6 imes 5.3 imes	$57.3 \times$ 190.9 ×

Xilinx Alveo U250 vs. CPU node with 2× Intel Xeon E5-2695 v4 18-core CPUs in a dual-socket configuration (36 cores per node)



Pop the callstack



and the second second



Pop the callstack



State of the second second

We know matrix multiplication!



[1] Johannes de Fine Licht, Grzegorz Kwasniewski, Torsten Hoefler. "Flexible communication avoiding matrix multiplication on FPGA with high-level synthesis." Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA'20).

and the second sec

We know matrix multiplication!



[1] Johannes de Fine Licht, Grzegorz Kwasniewski, Torsten Hoefler. "Flexible communication avoiding matrix multiplication on FPGA with high-level synthesis." Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA'20).

Construction of the second second






Running **Elemental** with **MPI**.





Running **Elemental** with **MPI**.













Still a **single FPGA** running off four banks.





Still a **single FPGA** running off four banks.



One FPGA outperforms 10× dual-socket Xeon Nodes (375× cores)







A REAL PROPERTY AND A REAL

10 - 100 - 100

Plug-and-play





Plug-and-play

Step 1:cmake .. -DAPFP_PLATFORM=xilinx_u250_gen3x16_xdma_3_1_202020_1 -DAPFP_COMPUTE_UNITS=8Configure, build,make hwand installmake install

12 and 200 mg





Plug-and-play

Step 1: Configure, build, and install	cmakeDAPFP_PLATFORM=xilinx_u250_gen3x16_xdma_3_1_202020_1 -DAPFP_COMPUTE_UNITS=8 make hw make install
	<pre>find_package(MPFR REQUIRED) find_package(APFP REQUIRED)</pre>
Step 2: Link from CMake	<pre>include_directories(SYSTEM \${APFP_INCLUDES} \${MPFR_INCLUDES}) add_executable(foo src/foo.cpp) target_link_libraries(foo \${APFP_LIBRARIES} \${MPFR_LIBRARIES})</pre>

10 200



Plug-and-play

Step 1: Configure, build, and install	cmakeDAPFP_PLATFORM=xilinx_u250_gen3x16_xdma_3_1_202020_1 -DAPFP_COMPUTE_UNITS=8 make hw make install
Step 2: Link from CMake	<pre>find_package(MPFR REQUIRED) find_package(APFP REQUIRED) include_directories(SYSTEM \${APFP_INCLUDES} \${MPFR_INCLUDES}) add_executable(foo src/foo.cpp) target_link_libraries(foo \${APFP_LIBRARIES} \${MPFR_LIBRARIES})</pre>
Step 3: Call BLAS API	<pre>apfp::Gemm(apfp::BlasTrans::normal, apfp::BlasTrans::normal, m, n, k, IndexA, local_a.Matrix().LDim(), IndexB, local_b.Matrix().LDim(), IndexC, local_c.Matrix().LDim());</pre>

10 - 100 - 100

A REAL PROPERTY AND A REAL

We still have work to do at higher bit widths: HLS struggles with the giant, **monolithic pipeline**, and we get issues with **contention**.

12 - a deres

We still have work to do at higher bit widths: HLS struggles with the giant, **monolithic pipeline**, and we get issues with **contention**.

...there's potentially **2**× on the table for existing results!



We need one more pop



A Real Providence and the second



We need one more pop



A State of the sta

Thank you! Reach me at: definelicht@inf.ethz.ch Try our code: github.com/spcl/apfp

and the second se



When to bottom out

