


PATRICK IFF, MACIEJ BESTA, MATHEUS CAVALCANTE, TIM FISCHER, LUCA BENINI, TORSTEN HOEFLER

HexaMesh: Scaling to Hundreds of Chiplets with an Optimized Chiplet Arrangement




2.5D Integration

Monolithic Chip




2.5D Integration

Organic Package Substrate



Silicon Interposer



Legend: ● Solder ball (500-1000µm) ● C4 bump (150-200µm) ● Micro-bump (30-60µm)

2.5D Integration

Benefits

Heterogeneity

Reuse

Improved Yield

Per-chiplet Binning

Drawbacks

Area- and Power Overhead due to PHYs



The Inter-Chiplet Interconnect is the Bottleneck

Key Insights

Number of bumps is limited



Number and datawidth of links is limited



Maximize link throughput





Maximize link frequency



Minimize link length



Only connect adjacent chiplets



Chiplet **shape** and **arrangement** are important for the inter-chiplet interconnect performance

PROBLEM STATEMENT

Optimize the Shape and Arrangement of Chiplets

Goals

Minimize network diameter
(proxy for latency)

Maximize bisection bandwidth
(proxy for throughput)


Constraints

All chiplets must have the same shape

All chiplets must be rectangular

OPTIMIZING CHIPLLET ARRANGEMENT


Grid



Pro: Most straightforward arrangement

Con: At most four neighbors per chiplet


Honeycomb



Pro: Six neighbors per chiplet (asymptotically optimal)

Con: Non-rectangular chiplets hard to build


Brickwall



Pro: Like honeycomb but with rectangular chiplets

Con: Some chiplets only have two neighbors

HexaMesh




Pro: Each chiplet has at least three neighbors


Pro: Reduced network diameter compared to brickwall

APPLICABILITY


Grid



Brickwall




HexaMesh




Evaluation of Performance Proxies

Network Diameter




Bisection Bandwidth




- | | | |
|-----------------------|----------------------------|------------------------|
| ■ Grid (regular) | ◆ Brickwall (regular) | ● HexaMesh (regular) |
| ▣ Grid (semi-regular) | ◊ Brickwall (semi-regular) | ○ HexaMesh (irregular) |
| □ Grid (irregular) | ◇ Brickwall (irregular) | |

Shortcomings of the Performance Proxies


Grid



Brickwall




HexaMesh




Compute per-link bandwidth based on number of available bumps

Evaluation based on Cycle-Accurate Simulations

Average Latency




Saturation Throughput




- Grid (regular)
- Grid (irregular)
- ◆ Brickwall (regular)
- ◇ Brickwall (irregular)
- HexaMesh (regular)
- HexaMesh (AVG)
- Grid (semi-regular)
- Grid (AVG)
- ◆ Brickwall (semi-regular)
- Brickwall (AVG)
- HexaMesh (irregular)

Evaluation based on Cycle-Accurate Simulations

Average Latency



Saturation Throughput



- Grid (regular)
- Grid (irregular)
- ◆ Brickwall (regular)
- ◇ Brickwall (irregular)
- HexaMesh (regular)
- HexaMesh (AVG)
- Grid (semi-regular)
- Grid (AVG)
- ◆ Brickwall (semi-regular)
- Brickwall (AVG)
- HexaMesh (irregular)

Conclusion



We outperform a grid arrangement in theory:

- **Diameter** reduced by **42%**
- **Bisection bandwidth** improved by **130%**



We outperform a grid arrangement in practice

- **Latency** reduced by **19%** (on average)
- **Throughput** improved by **34%** (on average)



We do not increase the design or manufacturing complexity as we use uniform and rectangular chiplets.

More of SPCL's research:

 youtube.com/@spcl  **180+ Talks**

 twitter.com/spcl_eth  **1.4K+ Followers**

 github.com/spcl  **2K+ Stars**

... or spcl.ethz.ch

