Discamus continentiam augere, luxuriam coercere
Home -> Publications
Home
  Publications
    
edited volumes
  Awards
  Research
  Teaching
  Miscellaneous
  Full CV [pdf]
  BLOG






  Events








  Past Events





Publications of Torsten Hoefler
Johannes de Fine Licht, M. Blott, Torsten Hoefler:

 Designing scalable FPGA architectures using high-level synthesis

(In Proceedings of the 23rd ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, presented in Vienna, Austria, pages 403--404, ACM, ISBN: 978-1-4503-4982-6, Feb. 2018)

Abstract

Massive spatial parallelism at low energy gives FPGAs the potential to be core components in large scale high performance computing (HPC) systems. In this paper we present four major design steps that harness high-level synthesis (HLS) to implement scalable spatial FPGA algorithms. To aid productivity, we introduce the open source library hlslib to complement HLS. We evaluate kernels designed with our approach on an FPGA accelerator board, demonstrating high performance and board utilization with enhanced programmer productivity. By following our guidelines, programmers can use HLS to develop efficient parallel algorithms for FPGA, scaling their implementations with increased resources on future hardware.

ACM Stats

http://doi.acm.org/10.1145/3178487.3178527

Documents

download article:     
download slides:
 

BibTeX

@inproceedings{hls-poster-ppopp,
  author={Johannes de Fine Licht and M. Blott and Torsten Hoefler},
  title={{Designing scalable FPGA architectures using high-level synthesis}},
  year={2018},
  month={Feb.},
  pages={403--404},
  booktitle={Proceedings of the 23rd ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming},
  location={Vienna, Austria},
  publisher={ACM},
  isbn={978-1-4503-4982-6},
  source={http://www.unixer.de/~htor/publications/},
}


serving: 54.158.251.104:44400© Torsten Hoefler