

High-Performance Distributed RMA Locks

TORSTEN HOEFLER

with support of Patrick Schmid, Maciej Besta @ SPCL presented at Wuxi, China, Sept. 2016





Platform for Advanced Scientific Computing Conference

26-28 June 2017

CLIMATE & WEATHER
SOLID EARTH

LICE SCIENCE

LIFE SCIENCE

CHEMISTRY & MATERIALS

PHYSICS

COMPUTER SCIENCE & MATHEMATICS

ENGINEERING

EMERGING DOMAINS POISSON S ECCLATION


ETH, CS, Systems Group, SPCL

- ETH Zurich top university in central Europe
 - Shanghai ranking '15 (Computer Science): #17, best outside North America
 - 16 departments, 1.62 Bn \$ federal budget
- Computer Science department
 - 28 tenure-track faculty, 1k students
- Systems group (7 professors)
 - O. Mutlu, T. Roscoe, G. Alonso, A. Singla, C. Zheng, D. Kossmann, TH
 - Focused on systems research of all kinds (data management, OS, ...)

SPCL focusses on performance/data/HPC

- 1 faculty
- 3 postdocs
- 8 PhD students (+2 external)
- 15+ BSc and MSc students
- http://spcl.inf.ethz.ch
- Twitter: @spcl_eth







crClim - Cloud-resolving Climate Simulations



COSMO NWP-Applications

DWD (Offenbach, Germany): NEC SX-8R. SX-9

Roshydromet (Moscow, Russia), SGI

NMA (Bucharest, Romania): Still in planning / procurement phase

> SGI Origin 3800: uses 88 of 100 nodes



MeteoSwiss:


Cray XT4: COSMO-7 and COSMO-2 use 980+4 MPI-

Tasks on 246 out of 260 quad

core AMD nodes



USAM (Rome, Italy): **HP Linux Cluster** XEON biproc quadcore System in preparation





IMGW (Warsawa, Poland):

ARPA-SIM (Bologna, Italy): IBM pwr5: up to 160 of 512 nodes at CINECA


COSMO-LEPS (at ECMWF): running on ECMWF pwr6 as member-state time-critical application

HNMS (Athens, Greece): IBM pwr4: 120 of 256 nodes





NEED FOR EFFICIENT LARGE-SCALE SYNCHRONIZATION











Locks



Various performance penalties



Locks: Challenges



LOCKS: CHALLENGES

We need intra- and inter-node topology-awareness

We need to cover arbitrary topologies

LOCKS: CHALLENGES



We need to distinguish between readers and writers

Reader

Reader

Reader


Writer

We need flexible performance for both types of processes






WHAT WE WILL USE MCS Locks





WHAT WE WILL USE **Reader-Writer Locks**





spcl.inf.ethz.ch

@spcl_eth




How to manage the design complexity?

How to ensure tunable performance?

What mechanism to use for efficient implementation?



REMOTE MEMORY ACCESS (RMA) PROGRAMMING






spcl.inf.ethz.ch @spcl_eth

REMOTE MEMORY ACCESS PROGRAMMING

Implemented in hardware in NICs in the majority of HPC





How to manage the design complexity?

How to ensure tunable performance?

What mechanism to use for efficient implementation?







How to manage the design complexity?

R1 R9 W3)-W8

Each element has its own distributed MCS queue (DQ) of writers


Readers and writers synchronize with a distributed counter (DC)


Modular design







MCS
queues form
a distributed
tree (DT)















How to ensure tunable performance?

R1 R9 W3 > W8

Each DQ: fairness vs throughput of writers

DC: a parameter for the latency of readers vs writers


A tradeoff parameter for every structure





DT: a
parameter for
the
throughput of
readers vs
writers











DISTRIBUTED MCS QUEUES (DQs) Throughput vs Fairness


Larger $T_{L,i}$: more throughput at level i. Smaller $T_{L,i}$: more fairness at level i.


 $T_{L,3}$




Each DQ: The maximum number of lock passings within a DQ at level i, before it is passed to another DQ at i.


 $T_{L,i}$





















DISTRIBUTED TREE OF QUEUES (DT) Throughput of readers vs writers




DT: The maximum number of consecutive lock passings within readers (T_R).

















DISTRIBUTED COUNTER (DC) Latency of readers vs writers



DC: every *k*th compute node hosts a partial counter, all of which constitute the DC.




A writer holds the lock

Readers that / arrived at the CS




Readers that left the CS
















LOCK ACQUIRE BY READERS

A lightweight acquire protocol for readers: only one atomic fetch-and-add (FAA) operation




A writer holds
the lock


Readers that
arrived at the CS

Readers that
left the CS



LOCK ACQUIRE BY WRITERS





EVALUATIONCONSIDERED BENCHMARKS

The latency benchmark

DHT

Distributed hashtable evaluation

Throughput benchmarks:

Empty-critical-section

Single-operation

Wait-after-release

Workload-critical-section






EVALUATION DISTRIBUTED COUNTER ANALYSIS








Throughput, 2% writers
Single-operation benchmark




EVALUATIONREADER THRESHOLD ANALYSIS

Throughput, 0.2% writers, Empty-critical-section benchmark



EVALUATIONComparison to the State-of-the-Art




[1] R. Gerstenberger et al. Enabling Highly-scalable Remote Memory Access Programming with MPI-3 One Sided. ACM/IEEE Supercomputing 2013.



EVALUATIONComparison to the State-of-the-Art


Throughput, single-operation benchmark



[1] R. Gerstenberger et al. Enabling Highly-scalable Remote Memory Access Programming with MPI-3 One Sided. ACM/IEEE Supercomputing 2013.




EVALUATIONDISTRIBUTED HASHTABLE



[1] R. Gerstenberger et al. Enabling Highly-scalable Remote Memory Access Programming with MPI-3 One Sided. ACM/IEEE Supercomputing 2013.



EVALUATIONDISTRIBUTED HASHTABLE



[1] R. Gerstenberger et al. Enabling Highly-scalable Remote Memory Access Programming with MPI-3 One Sided. ACM/IEEE Supercomputing 2013.



OTHER ANALYSES

