

#### **TORSTEN HOEFLER**

# Efficient networking and programming of largescale computing systems

with R. Gerstenberger, M. Besta, R. Belli @ SPCL presented at HP Labs, Palo Alto, CA, USA





Platform for Advanced Scientific Computing Conference


08-10 June 2016

CLIMATE & WEATHER SOLID EARTH LIFE SCIENCE CHEMISTRY & MATERIALS PHYSICS COMPUTER SCIENCE & MATHEMATICS ENGINEERING EMERGING DOMAINS




### NETWORKS, LIMITS, AND DESIGN SPACE

- Networks cost 25-30% of a large supercomputer
- Hard limits:
  - Router radix
  - Cable length
- Soft limits:
  - Cost
  - Performance












copper cables, small radix switches

fiber, high-radix switches






2014











copper cables, small radix switches

fiber, high-radix switches





copper cables, small radix switches







radix switche

### A BRIEF HISTORY OF NETWORK TOPOLOGIES

copper cables, small radix switches








a second second








**CONNECTING ROUTERS** 

- Intuition: lower average distance → lower resource needs
  - A new view as primary optimization target!
- Moore Bound [1]: upper bound on the number of routers in a graph with given diameter (D) and network radix (k).

$$MB(D, k) = 1 + k + k(k - 1) + k(k - 1)^{2} + \cdots$$

$$MB(D,k) = 1 + k \sum_{i=0}^{D-1} (k-1)^{i}$$




spcl.inf.ethz.ch


[1] M. Miller, J. Siráň. Moore graphs and beyond: A survey of the degree/diameter problem, Electronic Journal of Combinatorics, 2005.




### **DESIGNING AN EFFICIENT NETWORK TOPOLOGY** CONNECTING ROUTERS: DIAMETER 2

• Example Slim Fly design for *diameter* = 2: *MMS graphs* [1] (utilizing graph covering)








[1] B. D. McKay, M. Miller, and J. Siráň. A note on large graphs of diameter two and given maximum degree. Journal of Combinatorial Theory, Series B, 74(1):110 – 118, 1998

#### **CONNECTING ROUTERS: DIAMETER 2**



Groups form a fully-connected bipartite graph



**CONNECTING ROUTERS: DIAMETER 2** 

#### Select a prime power q

 $q = 4w + \delta;$  $w \in \mathbb{N}$   $\delta \in \{-1,0,1\},\$ 


A Slim Fly based on q: Number of routers:  $2q^2$ Network radix:  $(3q - \delta)/2$  2 Construct a finite field  $\mathcal{F}_{q}$ . Assuming *q* is prime:  $\mathcal{F}_q = \mathbb{Z}/q\mathbb{Z} = \{0, 1, \dots, q-1\}$ 

with modular arithmetic.

**E** Example: q = 5


50 routers network radix: 7

```
\mathcal{F}_5 = \{0, 1, 2, 3, 4\}
```






**CONNECTING ROUTERS: DIAMETER 2** 






**CONNECTING ROUTERS: DIAMETER 2** 



5 Build Generator Sets  

$$X = \{1, \xi^2, ..., \xi^{q-3}\}$$
  
 $X' = \{\xi, \xi^3, ..., \xi^{q-2}\}$ 

Example: q = 5  $\mathcal{F}_5 = \{0, 1, 2, 3, 4\}$   $\xi = 2$   $1 = \xi^4 \mod 5 =$   $2^4 \mod 5 = 16 \mod 5$   $X = \{1, 4\}$  $X' = \{2, 3\}$ 






**CONNECTING ROUTERS: DIAMETER 2** 


#### 6 Intra-group connections

Two routers in one group are connected iff their "vertical Manhattan distance" is an element from:

 $\begin{aligned} X &= \{1, \xi^2, \dots, \xi^{q-3}\} \text{ (for subgraph 0)} \\ X' &= \{\xi, \xi^3, \dots, \xi^{q-2}\} \text{ (for subgraph 1)} \end{aligned}$ 

E Example: 
$$q = 5$$
  
Take Routers (0,0,.)  
 $X = 14$ 








**CONNECTING ROUTERS: DIAMETER 2** 


#### 6 Intra-group connections

Two routers in one group are connected iff their "vertical Manhattan distance" is an element from:

 $X = \{1, \xi^2, ..., \xi^{q-3}\} \text{ (for subgraph 0)}$  $X' = \{\xi, \xi^3, ..., \xi^{q-2}\} \text{ (for subgraph 1)}$ 

E Example: 
$$q = 5$$
  
Take Routers (1,4,.)  
 $X' = \{2,3\}$ 







**CONNECTING ROUTERS: DIAMETER 2** 

7 Inter-group connections Router  $(0, x, y) \leftrightarrow (1, m, c)$ 

iff y = mx + c


Example: 
$$q = 5$$
  
Take Router (1,0,0)  
 $(1,0,0) \leftrightarrow (0, x, 0)$   
Take Router (1,1,0)  $m = 1, c = 0$   
 $(1,1,0) \leftrightarrow (0, x, x)$ 

(1,0,0) (1,1,0) -W <u>–</u>J) Ĩ کھ E <u>–</u>2)  $\mathbb{A}$ <u>I</u> <u></u> کھ <u>–</u>2) <u>–</u>2))  $\mathbb{R}$ () کھ <u>–</u>2) <u>–</u>2) (r 1e <u>–</u>200 () <u>–</u>290) <u></u> <u>I</u> Ĩ <u>~</u>@ () <u></u> () <u>–</u>J) کھ <u></u> Ē <u>–</u>2) <u>–</u>M کھ Æ



ATTACHING ENDPOINTS: DIAMETER 2


- How many endpoints do we attach to each router?
- As many to ensure *full global bandwidth:* 
  - Global bandwidth: the theoretical cumulative throughput if all endpoints simultaneously communicate with all other endpoints in a steady state





### **COMPARISON TO OPTIMALITY**

• How close is the presented Slim Fly network to the Moore Bound?



#### ETHzürich



spcl.inf.ethz.ch


### **OVERVIEW OF OUR RESEARCH**

# Routing and performance

#### **Topology design**




Optimizing towards Moore Bound





Comparison of optimality

#### Cost, power, resilience analysis



Cost & power results Detailed case-



#### Comparison targets

				11-1	
			Á	 	

Resilience



#### Routing

Minimus			
<b>O</b> 1111-5		0	




Performance, latency, bandwidth

OTHER F		




## **PHYSICAL LAYOUT**




Mix (pairwise) groups with different cabling patterns to shorten inter-group cables














## PHYSICAL LAYOUT




Merge groups pairwise to create racks

















# COST COMPARISON

RESULTS

Assuming COTS material costs and best known layout for each topology!



**ETH** zürich

spcl.inf.ethz.ch

# COST & POWER COMPARISON DETAILED CASE-STUDY

A Slim Fly with

- *N* = 10,830
- *k* = 43

NINST.

•  $N_r = 722$ 



# **COST & POWER COMPARISON**

DETAILED CASE-STUDY: HIGH-RADIX TOPOLOGIES

Topology	Fat tree	Random	Flat. Butterfly	Dragonfly	Slim Fly
Endpoints (N)	19,876	40,200	20,736	58,806	10,830
Routers $(N_r)$	2,311	4,020	1,728	5,346	722
Radix (k)	43	43	43	43	43
Electric cables	19,414	32,488	9,504	56,133	6,669
Fiber cables	40,215	33,842	20,736	29,524	6,869
Cost per node [\$]	2,346	1,743	1,570	1,438	1,033
Power per node [W]	14.0	12.04	10.8	10.9	8.02

Topology	Fat tree	Random	Flat. Butterfly	Dragonfly	Slim Fly
Endpoints (N)	10,718	9,702	10,000	9,702	10,830
Routers $(N_r)$	1,531	1,386	1,000	1,386	722
Radix $(k)$	35	28	33	27	43
Electric cables	7,350	6,837	4,500	9,009	6,669
Fiber cables	24,806	7,716	10,000	4,900	6,869
Cost per node [\$]	2,315	1,566	1,535	1,342	1,033
Power per node [W]	14.0	11.2	10.8	10.8	8.02

#### ETHzürich



spcl.inf.ethz.ch


### **OVERVIEW OF OUR RESEARCH**

# Routing and performance

#### **Topology design**




Optimizing towards Moore Bound





Comparison of optimality

#### Cost, power, resilience analysis



Cost & power results Detailed case-



#### Comparison targets

				11-1	
			Á	 	

Resilience



#### Routing

Minimus			
<b>O</b> 1111-5		0	




Performance, latency, bandwidth

OTHER F		



# **PERFORMANCE & ROUTING**

- Cycle-accurate simulations [1]
- Routing protocols:
  - Minimum static routing
  - Valiant routing [2]
  - Universal Globally-Adaptive Load-Balancing routing [3] UGAL-L: each router has access to its local output queues UGAL-G: each router has access to the sizes of all router queues in the network





- [1] N. Jiang et al. A detailed and flexible cycle-accurate Network-on-Chip simulator. ISPASS'13
- [2] L. Valiant. A scheme for fast parallel communication. SIAM journal on computing, 1982
- [3] A. Singh. Load-Balanced Routing in Interconnection Networks. PhD thesis, Stanford University, 2005



## **PERFORMANCE & ROUTING**

#### **RANDOM UNIFORM TRAFFIC**








→ Slim Fly (Valiant)
 → Slim Fly (UGAL-G)
 → Dragonfly (UGAL-L)
 → Fat Tree (ANCA)

### Intermediate conclusions

- We have:
  - The cheapest full-bandwidth topology (25% less than DF) Basing on group theory, large number of options (more than DF)
  - Requires advanced routing techniques (adaptive)
     Works somewhat with next-gen IB, we work on Ethernet solutions



- Is that all?
  - No the endpoint is actually most (more?) important for performance!
  - So let's see ....

spcl.inf.ethz.ch

## **COMMUNICATION IN TODAY'S HPC SYSTEMS**

- The de-facto programming model: MPI-1
  - Using send/recv messages and collectives



- The de-facto network standard: RDMA, SHM
  - Zero-copy, user-level, os-bypass, fuzz-bang











eth

#### **MPI-1 MESSAGE PASSING – SIMPLE EAGER**


#### Producer

Consumer




39

## **MPI-1 MESSAGE PASSING – SIMPLE EAGER**






## **MPI-1 MESSAGE PASSING – SIMPLE EAGER**





41

## **MPI-1 MESSAGE PASSING – SIMPLE EAGER**



[1]: T. S. Woodall, G. M. Shipman, G. Bosilca, R. L. Graham, and A. B. Maccabe, "High performance RDMA protocols in HPC.", EuroMPI'06




42

#### **MPI-1 MESSAGE PASSING – SIMPLE RENDEZVOUS**


#### Producer

Consumer













45










47

## **MPI-1 MESSAGE PASSING – SIMPLE RENDEZVOUS**



[1]: T. S. Woodall, G. M. Shipman, G. Bosilca, R. L. Graham, and A. B. Maccabe, "High performance RDMA protocols in HPC.", EuroMPI'06



spcl.inf.ethz.ch

## **COMMUNICATION IN TODAY**

August 18, 2006 A Critique of RDMA

by Patrick Geoffray, Ph.D.

Do you remember VIA, the Virtual Interface Architecture? I do. In 1998, according to its promoters — Intel, Compaq, and Microsoft — VIA was supposed to change the face of high-performance networking. VIA was a buzzword at the time; Venture Capital was flowing, and startups multiplying. Many HPC pundits were rallying behind this low-level programming interface, which promised scalable, low-overhead, high-throughput communication, initially for HPC and eventually for the data center. The hype was on and doom was spelled for the non-believers.


It turned out that VIA, based on RDMA (Remote Direct Memory Access, or Remote DMA), was not an improvement on existing APIs to support widely used application-software interfaces such as MPI and Sockets. After a while, VIA faded away, overtaken by other developments.

VIA was eventually reborn into the RDMA programming model that is the basis of various InfiniBand Verbs implementations, as well as DAPL (Direct Access Provider Library) and iWARP (Internet Wide Area RDMA Protocol). The pundits have returned, VCs are spending their money, and RDMA is touted as an ideal solution for the efficiency of high-performance networks.

However, the evidence I'll present here shows that the revamped RDMA model is more a problem than a solution. What's more, the objective that RDMA pretends to address of efficient user-level communication between computing nodes is already solved by the two-sided Send/Recv model in products such as Quadrics QsNet. Crav SeaStar (implementing Sandia Portals), Qlogic InfiniPath, and Myricom's Myrinet Express (MX).

#### Send/Recv versus RDMA

The unarenee between these two paradigms, Send/Receive (Send/Recv) and RDMA, resides essentially in the







- Why not use these RDMA features more directly?
  - A global address space may simplify programming
  - ... and accelerate communication
  - ... and there could be a widely accepted standard
- MPI-3 RMA ("MPI One Sided") was born ('13)
  - Just one among many others (UPC, CAF, ...)
  - Designed to react to hardware trends, learn from others
  - Direct (hardware-supported) remote access
  - New way of thinking for programmers






[1] http://www.mpi-forum.org/docs/mpi-3.0/mpi30-report.pdf




## **MPI-3 RMA SUMMARY**


Random datacenter picture copyrighted by Reuters (yes, they go after academics with claims for 10 year old images)


- MPI-3 updates RMA ("MPI One Sided")
  - Significant change from MPI-2
- Communication is "one sided" (no involvement of destination)
  - Utilize direct memory access
- RMA decouples communication & synchronization
  - Fundamentally different from message passing





[1] http://www.mpi-forum.org/docs/mpi-3.0/mpi30-report.pdf






































- Scalable & generic protocols
  - Can be used on any RDMA network (e.g., OFED/IB)
  - Window creation, communication and synchronization




spcl.inf.ethz.ch

@spcl\_eth


- Scalable & generic protocols
  - Can be used on any RDMA network (e.g., OFED/IB)
  - Window creation, communication and synchronization
- foMPI, a fully functional MPI-3 RMA implementation
  - DMAPP: lowest-level networking API for Cray Gemini/Aries systems
  - XPMEM, a portable Linux kernel module






http://spcl.inf.ethz.ch/Research/Parallel\_Programming/foMPI


- Scalable & generic protocols
  - Can be used on any RDMA network (e.g., OFED/IB)
  - Window creation, communication and synchronization
- foMPI, a fully functional MPI-3 RMA implementation
  - DMAPP: lowest-level networking API for Cray Gemini/Aries systems
  - XPMEM, a portable Linux kernel module






http://spcl.inf.ethz.ch/Research/Parallel\_Programming/foMPI


- Scalable & generic protocols
  - Can be used on any RDMA network (e.g., OFED/IB)
  - Window creation, communication and synchronization
- foMPI, a fully functional MPI-3 RMA implementation
  - DMAPP: lowest-level networking API for Cray Gemini/Aries systems
  - XPMEM: a portable Linux kernel module






http://spcl.inf.ethz.ch/Research/Parallel\_Programming/foMPI

## **PERFORMANCE INTER-NODE: LATENCY**







## **PERFORMANCE INTRA-NODE: LATENCY**





## PERFORMANCE: MESSAGE RATE









@spcl eth

## **PART 3: SYNCHRONIZATION**





## SCALABLE FENCE PERFORMANCE



Time bound	$\mathcal{O}(\log p)$
Memory bound	$\mathcal{O}(1)$



 $\mathcal{O}(1)$ 


 $\mathcal{O}(1)$ 

Time bound

Memory bound

# FLUSH SYNCHRONIZATION

- Guarantees remote completion
- Performs a remote bulk synchronization and an x86 mfence
- One of the most performance critical functions, we add only 78 x86 CPU instructions to the critical path





 $\mathcal{O}(1)$ 


 $\mathcal{O}(1)$ 

Time bound

Memory bound

# FLUSH SYNCHRONIZATION

- Guarantees remote completion
- Performs a remote bulk synchronization and an x86 mfence
- One of the most performance critical functions, we add only 78 x86 CPU instructions to the critical path





#### pcl.inf.ethz.ch @spcl\_eth

## **PERFORMANCE MODELING**

Performance functions for synchronization protocols

Fence	$\mathcal{P}_{fence} = 2.9 \mu s \cdot \log_2(p)$
PSCW	$\mathcal{P}_{start} = 0.7 \mu s, \mathcal{P}_{wait} = 1.8 \mu s$ $\mathcal{P}_{post} = \mathcal{P}_{complete} = 350 ns \cdot k$
Locks	$\begin{aligned} \mathcal{P}_{lock,excl} &= 5.4\mu s\\ \mathcal{P}_{lock,shrd} &= \mathcal{P}_{lock\_all} = 2.7\mu s\\ \mathcal{P}_{unlock} &= \mathcal{P}_{unlock\_all} = 0.4\mu s\\ \mathcal{P}_{flush} &= 76ns\\ \mathcal{P}_{sync} &= 17ns \end{aligned}$

Performance functions for communication protocols

Put/get	$\mathcal{P}_{put} = 0.16ns \cdot s + 1\mu s$ $\mathcal{P}_{get} = 0.17ns \cdot s + 1.9\mu s$
Atomics	$\begin{aligned} \mathcal{P}_{acc,sum} &= 28ns \cdot s + 2.4\mu s \\ \mathcal{P}_{acc,min} &= 0.8ns \cdot s + 7.3\mu s \end{aligned}$




### **APPLICATION PERFORMANCE**


- Evaluation on Blue Waters System
  - 22,640 computing Cray XE6 nodes
  - 724,480 schedulable cores
- All microbenchmarks
- 4 applications
- One nearly full-scale run ☺






### **PERFORMANCE: MOTIF APPLICATIONS**












### **PERFORMANCE: APPLICATIONS**

Annotations represent performance gain of foMPI [3] over Cray MPI-1.



[1] Nishtala et al.: Scaling communication-intensive applications on BlueGene/P using one-sided communication and overlap. IPDPS'09 [2] Shan et al.: Accelerating applications at scale using one-sided communication. PGAS'12

[3] Gerstenberger, Besta, Hoefler: Enabling Highly-Scalable Remote Memory Access Programming with MPI-3 One Sided, SC13



spcl.inf.ethz.ch 😏 @spcl\_eth

### IN CASE YOU WANT TO LEARN MORE




### How to implement producer/consumer in passive mode?





### **PRODUCER-CONSUMER RELATIONS**

- Most important communication idiom
  - Some examples:



- Perfectly supported by MPI-1 Message Passing
  - But how does this actually work over RDMA?



### **ONE SIDED – PUT + SYNCHRONIZATION**


Producer

Consumer






## **ONE SIDED – PUT + SYNCHRONIZATION**










### **ONE SIDED – PUT + SYNCHRONIZATION** Producer Consumer Put 1. Data transfer Flush 2. Producer waits for remote completion **Explicit** 3. Producer reports completion Synch Explicit to consumer Synch + : target aware of completion : origin aware of completion Critical path: 3 latencies

Belli, Hoefler: Notified Access: Extending Remote Memory Access Programming Models for Producer-Consumer Synchronization, IPDPS'15 <sup>81</sup>



### **COMPARING APPROACHES**









## **IDEA: RMA NOTIFICATIONS**

First seen in Split-C (1992)






### **COMPARING APPROACHES**



Belli, Hoefler: Notified Access: Extending Remote Memory Access Programming Models for Producer-Consumer Synchronization, IPDPS'15 <sup>84</sup>



### **COMPARING APPROACHES**




Message Passing 1 latency + copy / 3 latencies

One Sided **3 latencies** 

Notified Access 1 latency

### **PREVIOUS WORK: OVERWRITING INTERFACE**

- Flags (polling at the remote side)
  - Used in GASPI, DMAPP, NEON




#### Disadvantages

- Location of the flag chosen at the sender side
- Consumer needs at least one flag for every process
- Polling a high number of flags is inefficient

### **PREVIOUS WORK: COUNTING INTERFACE**

- Atomic counters (accumulate notifications → scalable)
  - Used in Split-C, LAPI, SHMEM Counting Puts, ...



#### Disadvantages

- Dataflow applications may require many counters
- High polling overhead to identify accesses
- Does not preserve order (may not be linearizable)

### WHAT IS A GOOD NOTIFICATION INTERFACE?


- Scalable to yotta-scale
  - Does memory or polling overhead grow with # of processes?
- Computation/communication overlap
  - Do we support maximum asynchrony? (better than MPI-1)

#### Complex data flow graphs

- Can we distinguish between different accesses locally?
- Can we avoid starvation?
- What about load balancing?

#### Ease-of-use

Does it use standard mechanisms?






89

## **OUR APPROACH: NOTIFIED ACCESS**

#### Notifications with MPI-1 (queue-based) matching

- Retains benefits of previous notification schemes
- Poll only head of queue
- Provides linearizable semantics





### NOTIFIED ACCESS – AN MPI INTERFACE

#### Minor interface evolution

- Leverages MPI two sided <source, tag> matching
- Wildcards matching with FIFO semantics

#### **Example Communication Primitives**

int MPI_Put	( <b>void</b> *origin_addr, <b>int</b> origin_count, MPI_Datatype origin_type, <b>int</b> target_rank, MPI_Aint target_disp, <b>int</b> target_count, MPI_Datatype target_type, MPI_Win win);
int MPI_Get	( <b>void</b> *origin_addr, <b>int</b> origin_count, MPI_Datatype origin_type, <b>int</b> target_rank, MPI_Aint target_disp, <b>int</b> target_count, MPI_Datatype target_type, MPI_Win win);

#### **Example Synchronization Primitives**

```
/*Functions already available in MPI*/
int MPI_Start(MPI_Request *request);
int MPI_Test(MPI_Request *request, int *flag, MPI_Status *status);
int MPI_Wait(MPI_Request *request, MPI_Status *status);
```



### NOTIFIED ACCESS – AN MPI INTERFACE

#### Minor interface evolution

- Leverages MPI two sided <source, tag> matching
- Wildcards matching with FIFO semantics

#### **Example Communication Primitives**

#### **Example Synchronization Primitives**

int MPI\_Notify\_init(MPI\_Win win, int src\_rank, int tag, int expected\_count, MPI\_Request \*request);
/\*Functions already available in MPI\*/
int MPI\_Start(MPI\_Request \*request);
int MPI\_Test(MPI\_Request \*request, int \*flag, MPI\_Status \*status);
int MPI\_Wait(MPI\_Request \*request, MPI\_Status \*status);




### **NOTIFIED ACCESS - IMPLEMENTATION**

### foMPI – a fully functional MPI-3 RMA implementation

- Runs on newer Cray machines (Aries, Gemini)
- DMAPP: low-level networking API for Cray systems
- XPMEM: a portable Linux kernel module

### Implementation of Notified Access via uGNI [1]

- Leverages uGNI queue semantics
- Adds unexpected queue
- Uses 32-bit immediate value to encode source and tag



[1] http://spcl.inf.ethz.ch/Research/Parallel\_Programming/foMPI\_NA/



## **EXPERIMENTAL SETTING**

### Piz Daint

- Cray XC30, Aries interconnect
- 5'272 computing nodes (Intel Xeon E5-2670 + NVIDIA Tesla K20X)
- Theoretical Peak Performance 7.787 Petaflops
- Peak Network Bisection Bandwidth 33 TB/s





Centro Svizzero di Calcolo Scientifico Swiss National Supercomputing Centre

#### ETHzürich


## PING PONG PERFORMANCE (INTER-NODE)

spcl.inf.ethz.ch

spcl eth


94

- 1000 repetitions, each timed separately, RDTSC timer
- 95% confidence interval always within 1% of median




## PING PONG PERFORMANCE (INTRA-NODE)

- 1000 repetitions, each timed separately, RDTSC timer
- 95% confidence interval always within 1% of median




### **COMPUTATION/COMMUNICATION OVERLAP**

- 1000 repetitions, each timed separately, RDTSC timer
- 95% confidence interval always within 1% of median







- 1000 repetitions, each timed separately, RDTSC timer
- 95% confidence interval always within 1% of median



### **REDUCE – ONE-TO-MANY SYNCHRONIZATION**

- Reduce as an example (same for FMM, BH, etc.)
  - Small data (8 Bytes), 16-ary tree
  - 1000 repetitions, each timed separately with RDTSC










### CHOLESKY – MANY-TO-MANY SYNCHRONIZATION

- 1000 repetitions, each timed separately, RDTSC timer
- 95% confidence interval always within 10% of median



### **DISCUSSION AND CONCLUSIONS**

- We develop a close-to-optimal network topology
  - Spawns new research on adaptive routing
- RDMA+SHM are de-facto hardware mechanisms
  - Gives rise to RMA programming
- MPI-3 RMA standardizes clear semantics
  - Builds on existing practice (UPC, CAF, ARMCI etc.)
  - Rich set of synchronization mechanisms
- Notified Access can support producer/consumer
  - Maintains benefits of RDMA
- Fully parameterized LogGP-like performance model
  - Aids algorithm development and reasoning

Function	Time
MPI_Notify_init	$t_{init} = 0.07 \mu s$
MPI_Request_free	$t_{free} = 0.04 \mu s$
MPI_Start	$t_{start} = 0.008 \mu s$
<pre>MPI_{Put Get}_notify</pre>	$t_{na} = 0.29 \mu s$









### ACKNOWLEDGMENTS



#### **ETH** zürich





copper cables, s	TOPOLOGIES fiber, high-radix switches				
Butterfly		CO Kautz			
1980's	Clos/Benes 2000's	~2005	Dragonfly 2008	/ Sli 2014	m Fly
Hypercut Torus	be Trees	Fat Trees	2007 Flat Fly	2008 Random	2222
		Fat Trees	Flat Fly	Random	

			OGIES		
Topology	Fattree	Random	Flat. Butterfly	Dragonfly	Slim Fly
Endpoints (N)	19,876	40,200	20,736	58,806 5,346	10,830
Routers $(N_r)$ Radix $(k)$	43	4.020	1.728 43	43	722 43
Electric cables Fiber cables	19,414 40,215	32,488 33,842	9,504 20,736	56,133 29,524	6,669 6,869
Cost per node [\$] Power per node [W]	2,346	1,743	1,570 10.8	1,438 10,9	1,033
Topology	Fattree	Random	Flat. Butterfly	Dragonfly	Slim Fly
Endpoints (N)	10,718	9,702	10,000	9,702	10,830
Routers $(N_r)$	1,531	1,386	1,000	1,386	722
Radix $(k)$	35	28	33	27	43
Electric cables	7,350	6,837	4,500	9,009	6,669
Fiber cables	24,806	7,716	10,000	4,900	6,869

#### PERFORMANCE MODELING


ETHzürich


Fence	$\mathcal{P}_{fence} = 2.9 \mu s \cdot \log_2(p)$
PSCW	$ \begin{aligned} \mathcal{P}_{start} &= 0.7 \mu s, \mathcal{P}_{wait} = 1.8 \mu s \\ \mathcal{P}_{post} &= \mathcal{P}_{complete} = 350 ns \cdot k \end{aligned} $
Locks	$\begin{array}{l} \mathcal{P}_{lock,excl} = 5.4 \mu s \\ \mathcal{P}_{lock,shrd} = \mathcal{P}_{lock,all} = 2.7 \mu s \\ \mathcal{P}_{unlock} = \mathcal{P}_{unlock_all} = 0.4 \mu s \\ \mathcal{P}_{flush} = 76 n s \end{array}$
	$\mathcal{P}_{sync} = 17ns$
Performance functions	$\mathcal{P}_{sync} = 17ns$ for communication protocols
Performance functions Put/get	

spcLint.ethz.ch


spcLinLethz.c

#### Emaunch IDEA: RMA NOTIFICATIONS





#### ETHzürich spcLint.ethz.cl CHOLESKY - MANY-TO-MANY SYNCHRONIZATION 1000 repetitions, each timed separately, RDTSC timer 95% confidence interval always within 10% of median (Higher is better) Notified Access - MPI One Sided SHOPS 0.2 0.0 32 64 128 Number of Processes Kurzak, H. Ltalef, J. Dongarra, R. Badia: "Scheduling dense linear algebra operations on multicore proce ors", CCPE 201







L Carlor






L Carlor

## COST COMPARISON

\*Most cables skipped for clarity





# COST COMPARISON

CABLE COST MODEL

- Cable cost as a function of distance
  - The functions obtained using linear regression\*
  - Cables used: Mellanox IB FDR10 40Gb/s QSFP
- Other used cables:

Mellanox IB QDR 56Gb/s QSFP




Mellanox Ethernet 10Gb/s SFP+



Mellanox Ethernet

40Gb/s QSFP


Elpeus Ethernet 10Gb/s SFP+



\*Prices based on:



### COST COMPARISON ROUTER COST MODEL




- The function obtained using linear regression\*
- Routers used:

#### Mellanox IB FDR10



#### Mellanox Ethernet 10/40 Gb





\*Prices based on: COLFAX DIRECT


# STRUCTURE ANALYSIS

RESILIENCY

- Disconnection metrics\*
- Other studied metrics:
  - Average path length (increase by 2);
     SF is 10% more resilient than DF


$\approx N$	Torus3D	Torus5D	Hypercube	Long Hop	Fat tree	Dragonfly	Flat. Butterfly	Random	Slim Fly
512	30%	-	40%	55%	35%	-	55%	60%	60%
1024	25%	40%	40%	55%	40%	50%	60%	-	-
2048	20%	-	40%	55%	40%	55%	65%	65%	65%
4096	15%	-	45%	55%	55%	60%	70%	70%	70%
8192	10%	35%	45%	55%	60%	65%	-	75%	75%

\*Missing values indicate the inadequacy of a balanced topology variant for a given N





spcl.inf.ethz.ch



#### **E** Hzürich



spcl.inf.ethz.ch @spcl eth

### **SUMMARY**

#### **Topology design**

**Optimizing towards** the Moore Bound reduces expensive network resources




# How close is SlimFly MMS to the Moore Bound?

Maciej Besta

(PhD Student @SPCL)



#### Cost & power





Resilience

COMPARISON TO OPTIMALITY

#### Performance

#### Diameter


Credits

	STRUCTURE ANALYSIS DIAMETER	3/2 <sup>1</sup> /0, nittin -
20.07 1000 011	$\sim$	varary Deale
		25-97 1442 1471
		_
	VIII	THE I

STRUCTURE ANALYSIS


#### Avg. distance

#### Bandwidth




#### **Optimization approach**

Combining mathematical optimization and current technology trends effectively tackles challenges in networking



#### EHzürich









L Carlor


spcl.inf.ethz.ch



## DESIGNING AN EFFICIENT NETWORK TOPOLOGY

**CONNECTING ROUTERS: DIAMETER 2** 

- Viable set of configurations
  - 10 SF networks with the number of endpoints < 11,000 (compared to 6 balanced Dragonflies [1])
- Let's pick network radix = 7...
  - ... We get the Hoffman-Singleton graph (attains the Moore Bound)






# DESIGNING AN EFFICIENT NETWORK TOPOLOGY

ATTACHING ENDPOINTS: DIAMETER 2

1 Get load / per router-router channel (average number of routes per channel)

 $l = \frac{total \ number \ of \ routes}{total \ number \ of \ channels}$ 






Torus 5D

**COMPARISON TARGETS** 

#### LOW-RADIX TOPOLOGIES

Torus 3D






Cray XE6



IBM BG/Q






[1] Tomic, Ratko V. Optimal networks from error correcting codes. 2013 ACM/IEEE Symposium on Architectures for Networking and Communications Systems (ANCS)



### **COMPARISON TARGETS**


#### **HIGH-RADIX TOPOLOGIES**

Fat tree [1]











Random Topologies [4,5]








C. E. Leiserson. Fat-trees: universal networks for hardware-efficient supercomputing. IEEE Transactions on Computers. 1985
 J. Kim, W. J. Dally, D. Abts. Flattened butterfly: a cost-efficient topology for high-radix networks. ISCA'07
 J. Kim, W. J. Dally, S. Scott, D. Abts. Technology-Driven, Highly-Scalable Dragonfly Topology. ISCA'08
 A. Singla, C. Hong, L. Popa, P. B. Godfrey. Jellyfish: Networking Data Centers Randomly. NSDI'12
 M. Koibuchi, H. Matsutani, H. Amano, D. F. Hsu, H. Casanova. A case for random shortcut topologies for HPC interconnects. ISCA'12




spcl.inf.ethz.ch

### **PERFORMANCE & ROUTING**


#### **MINIMUM ROUTING**



- Path of length 1 or 2 between two routers
- 2 Inter-group connections (different types of groups)
- Between two routers



Beach of length 2 between two routers





### **DESIGNING AN EFFICIENT NETWORK TOPOLOGY**

#### **GENERAL CONSTRUCTION SCHEME**


• We split the problem into two pieces

#### **Connect routers:**

select *diameter* select *network radix* maximize *number of routers* 

#### **Attach endpoints**

Derive *concentration* that provides full global bandwidth



### **OPTIMIZING NETWORK TOPOLOGIES**

- Optimize for (bad-case) random uniform traffic
  - Can often be generated by randomization of allocations
  - Important for permutations, transpose, graph computations ...


### Discrete optimization problem

- min(# of routers)
- constraints:

Router radix k

Full "global" bandwidth ("guarantee cable capacity")

- Implemented as SAT problem:  $\binom{N-1}{k}$  options for neighbors alone! Maximum size solved was N=8  $\otimes$
- Intuition: lower average distance → lower resource needs
  - A new view as primary optimization target!







spcl.inf.ethz.ch

### COST & POWER COMPARISON DETAILED CASE-STUDY: HIGH-RADIX TOPOLOGIES

Topology	Fat tree	Random	Flat. Butterfly	Dragonfly	Slim Fly
Endpoints (N)	10,718	9,702	10,000	9,702	10,830
Routers $(N_r)$	1,531	1,386	1,000	1,386	722
Radix $(k)$	35	28	33	27	43
Electric cables	7,350	6,837	4,500	9,009	6,669
Fiber cables	24,806	7,716	10,000	4,900	6,869
Cost per node [\$] Power per node [W]	2,315 14.0	1,566 11.2	1,535 10.8	1,342 10.8	1,033 8.02