# Adding Low-Cost Hardware Barrier Support to Small Commodity Clusters

#### Torsten Höfler Department of Computer Science TU Chemnitz

June 24, 2006

< n

 $\mathcal{O} \mathcal{Q} \mathcal{O}$ 

Torsten Höfler Department of Computer Science TU Chemnitz Hardware Barrier

# Outline

1 History

Parallel Machines with Barrier Support

- 2 Our Design
  - Hardware
  - State Machine
- 3 MPI Implementation
  - Parallel Port Access
  - Open MPI
- 4 Performance
  - Microbenchmark
  - Application Bechmark
- 5 Conclusions and Future Work

< □

500

Parallel Machines with Barrier Support

## Outline

## 1 History

### Parallel Machines with Barrier Support

- 2 Our Design
  - Hardware
  - State Machine
- 3 MPI Implementation
  - Parallel Port Access
  - Open MPI
- 4 Performance
  - Microbenchmark
  - Application Bechmark
- 5 Conclusions and Future Work

 $\langle \Box \rangle$ 

P

Parallel Machines with Barrier Support

• •

P

Sac

### **Earth Simulator**



- Global Barrier Counter (GBC)
- Flag registers within a processor node (Global Barrier Flag - GBF)

Parallel Machines with Barrier Support

< □ >

 $\mathcal{O} \mathcal{O} \mathcal{O}$ 

## Earth Simulator Barrier

working principle:

- 1 Master node sets number of nodes into GBC
- 2 Control unit resets all GBFs of nodes
- 3 A completed node decrements GBC, and loops on GBF
- 4 When GBC=0  $\rightarrow$  control unit sets all GBFs
- 5 All nodes continue
- $\Rightarrow$  constant barrier latency of 3.5 $\mu$ s between 2 and 512 nodes

Parallel Machines with Barrier Support

 $\langle \Box \rangle$ 

P

Sac

### BlueGene/L



#### Independent Barrier Network

Four independent Channels

Parallel Machines with Barrier Support

< n

ma Cr

# BlueGene/L Barrier

working principle:

- 1 Global OR
- 2 Global AND by inverted logic
- 3 Signal is propagated to top of a binomial Tree and down
- 4 OR is used for Interrupts (halt machine)
- 5 AND is used for Barrier
- 6 Can be partitioned at specific borders
- $\Rightarrow$  constant barrier latency of 1.5 $\mu s$  between 2 and 65536 nodes

Parallel Machines with Barrier Support

< □ >

P

Sac





- Two Fetch&Increment Registers per Processor
- Global AND/OR barrier

Torsten Höfler Department of Computer Science TU Chemnitz Hardware Barrier

Parallel Machines with Barrier Support

< □ >

 $\mathcal{O} \mathcal{Q} \mathcal{O}$ 

## **Other Hardware Barriers**

... many many more with same principles:

- Cray T3D
- Fujitsu VPP500
- Thinking Machines CM-5
- Purdue's Adapter
- **...**

 $\Rightarrow$  our approach is to support commodity clusters without changes in the machine itself

Hardware State Machine

# Outline

- 1 History
  - Parallel Machines with Barrier Support
- 2 Our Design
  - Hardware
  - State Machine
- 3 MPI Implementation
  - Parallel Port Access
  - Open MPI
- 4 Performance
  - Microbenchmark
  - Application Bechmark
- 5 Conclusions and Future Work

• •

P

Hardware State Machine

P

Sac

### **FPGA Based Prototype**



#### Simple and cheap design

Prototype supports 1 barrier per node

Hardware State Machine

### **Parallel Port**



Three cables per node (IN, OUT, GND)
Prototype supports 1 barrier per node

Torsten Höfler Department of Computer Science TU Chemnitz

Hardware Barrier

Sac

Hardware State Machine

# Outline

- 1 History
  - Parallel Machines with Barrier Support
- 2 Our Design
  - Hardware
  - State Machine
- 3 MPI Implementation
  - Parallel Port Access
  - Open MPI
- 4 Performance
  - Microbenchmark
  - Application Bechmark
- 5 Conclusions and Future Work

• •

P

Hardware State Machine

< 口 > < 同 >

Jac.

### **Two-state Machine**



- Two states (2 FFs + [*log*<sub>2</sub>*P*] 2-port ANDs/ORs)
- Very fast state transition

$$OUT \leftrightarrow iP, IN \leftrightarrow o$$

Our Design Our Design MPI Implementation Performance Conclusions and Future Work

Hardware State Machine

< □ >

P

SQC+

# Working Principle

Goal: minimize read/write Operations!

- 1 init only: read status (IN)
- 2 toggle status
- 3 write new status (OUT)
- 4 read status (IN) until toggled
- $\rightarrow$  no "packets", constant Voltage-Level based

Hardware State Machine

< □ >

P

Sac

# Scalability

Goal: Connect more than thousand nodes!

- Similar principle as for BlueGene/L
- AND/OR tree
- Propagating state up and down
- Two-state principle

Parallel Port Access Open MPI

# Outline

- 1 History
  - Parallel Machines with Barrier Support
- 2 Our Design
  - Hardware
  - State Machine
- 3 MPI Implementation
  - Parallel Port Access
  - Open MPI
- 4 Performance
  - Microbenchmark
  - Application Bechmark
- 5 Conclusions and Future Work

 $\langle \Box \rangle$ 

P

Parallel Port Access Open MPI

## Accessing the Parallel Port



- Protoype uses INB, OUTB
- Requires root-access and OS adds overhead
- Kernel module with mmapped registers easily possible

Parallel Port Access Open MPI

# Outline

- 1 History
  - Parallel Machines with Barrier Support
- 2 Our Design
  - Hardware
  - State Machine
- 3 MPI Implementation
  - Parallel Port Access
  - Open MPI

### 4 Performance

- Microbenchmark
- Application Bechmark
- 5 Conclusions and Future Work

• •

P

Parallel Port Access Open MPI

### Collective Module in Open MPI



- Implemented as collective Module in Open MPI
- Prototype supports only MPI\_COMM\_WORLD
- Requires to run as root

Torsten Höfler Department of Computer Science TU Chemnitz

< o > < A

Sac

Microbenchmark Application Bechmark

# Outline

- 1 History
  - Parallel Machines with Barrier Support
- 2 Our Design
  - Hardware
  - State Machine
- 3 MPI Implementation
  - Parallel Port Access
  - Open MPI
- 4 Performance
  - Microbenchmark
  - Application Bechmark
- 5 Conclusions and Future Work

 $\langle \Box \rangle$ 

P

Microbenchmark Application Bechmark

< □ >

P

 $\mathcal{O} \mathcal{Q} \mathcal{O}$ 

# Performance Model

Variables:

- 1 *t<sub>b</sub>*: Barrier latency
- 2  $o_w$ : CPU overhead to write to the parallel port
- $\mathbf{3}$   $o_r$ : CPU overhead to read from the parallel port
- 4  $o_p(P)$ : Processing overhead of a state change
- 5 *P*: Number of processors

 $\rightarrow$  toggle - write - read schema:  $t_b = o_w + o_p(P) + o_r$ 

Microbenchmark Application Bechmark

< 口 > < 同 >

Sac

∍

### Parameter Benchmark

Benchmarked Parameters (4 2.4 GHz Xeon nodes):

• 
$$o_w = 1.2 \mu s$$

• 
$$o_p(P) = P \cdot 0.01 \mu s$$

$$\rightarrow t_b = 1.2\mu s + 4 \cdot 0.01\mu s + 1.2\mu s = 2.44\mu s$$

Microbenchmark Application Bechmark

< n

 $\mathcal{O} \mathcal{Q} \mathcal{O}$ 

# **MPI Microbenchmark**

PMB-1 (4 2.4 GHz Xeon nodes):

- 1000 repetitions of MPI\_BARRIER
- Average of 2.57µs
- Open MPI framework adds only 0.13µs
- **cp.** GigE, 4 nodes:  $\approx$  80 $\mu$ s
- **c**p. IB, 4 nodes:  $\approx$  14 $\mu$ s

#### $\rightarrow$ compareable to commercial Hardware Barriers

Microbenchmark Application Bechmark

# Outline

- 1 History
  - Parallel Machines with Barrier Support
- 2 Our Design
  - Hardware
  - State Machine
- 3 MPI Implementation
  - Parallel Port Access
  - Open MPI
- 4 Performance
  - Microbenchmark
  - Application Bechmark
- 5 Conclusions and Future Work

< □ >

P

Microbenchmark Application Bechmark

SQ C

# **Benchmarking Abinit**



- Calculates electronic structures of solids
- Uses MPI\_BARRIER for MPI\_COMM\_WORLD
- 8% MPI overhead
- 65% of MPI overhead is due to MPI\_BARRIER

Torsten Höfler Department of Computer Science TU Chemnitz Hardware Barrier

Microbenchmark Application Bechmark

< □ ▶

P

SQC+

## Abinit Results

Comparison between GigE and HWBARR:

- GigE: 4:34 min
- HWBARR: 4:27 min
- MPI overhead decreased by nearly 32%
- MPI\_BARRIER overhead is halved

# Conclusions

- Comparable to commercial hardware barriers
- Extensible design
- o<sub>r</sub>/o<sub>w</sub> can be reduced with memory mapping
- More wires per node could be used (5 in, 12 out)

- $\blacksquare \rightarrow$  up to 2<sup>11</sup> barriers
- $\blacksquare \rightarrow$  incoming interrupt wire
- general OS support (e.g. /dev/barrier0)